Abstract-
I. INTRODUCTION
R ANDOM telegraph signal (RTS) magnitudes (i.e., RTS induced threshold voltage variation V th or equivalently the current change between levels I /I ) have currently been widely recognized to be a big issue, especially for scaled FETs in the presence of the percolation in the channel [1] - [8] .
To effectively treat the issue, one may favor the use of a percolation theory by Mueller and Schulz [9] . The core of the theory lies in the local current I loc around the RTS responsible trap divided by the total current I , which can have a relation with I /I [9] : The ratio I loc /I had experimentally exhibited a normal distribution [9] . Thus, the theory can be featured by two criteria, namely, the mean m loc and standard deviation σ loc of the distribution. To put forward the practical application of the theory, recently, we conducted a percolation-free TCAD simulation, leading to a lower limit (I loc /I ) (min) and a critical curve in a plot of m loc versus σ loc [10] . The critical m loc − σ loc curve divides the region into two distinct ones, allowed and forbidden. As a consequence, two distribution functions g( I /I ) and f ( V th ) can be calculated [10] :
These two equations, as well as their upper and lower limits, can be transformed to each other via the relationship: V th = −(SS/ln10) ln(1 − I /I ) [11] . Here, SS is the subthreshold swing, valid for the subthreshold and transition region of operation [11] ; and n 0 (I loc /I ) is the standard (unlimited) normal distribution function with the mean m loc and standard deviation σ loc in the allowed region. With (I loc /I ) (max) and (I loc /I ) (min) separately approaching infinite and zero, (2) exactly reduces to that of Mueller and Schulz [9] .
In this letter, we propose a new graphic method dedicated to the allowed region where (2) and (3) hold. This method can serve as a useful tool to analyze both RTS and BTI statistical data. We will show the ability of the method to experimentally probe both the process induced percolation and the BTI induced multiple traps. In addition, we will point out that a non-zero (I loc /I ) (min) constitutes a new statistical distribution, which differs from the conventional log-normal one [2] - [4] .
II. CRITERIA AND V th CONTOURS
We conducted the same percolation-free TCAD simulation task [10] with the same gate oxide thickness of 2 nm. The trap is located at the SiO 2 /Si interface, unless otherwise stated. Resulting distributions of I /I are headed distributions and their interceptions with those calculated using (2) can determine the critical m loc − σ loc curves, as schematically explained in Fig. 1(a) . We found that increasing gate size will produce a shift of the headed distribution toward lower I /I and higher probability. This gives rise to both the decreased 0741-3106 © 2015 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. (I loc /I ) min and the allowed region narrowing, as schematically shown in Fig. 1(b) .
To create V th contours in the region of interest, one may first calculate the cumulative distribution function (CDF) of V th by means of (3) for a set of m loc and σ loc . The experimental V th maximum was adopted for the upper limit V th(max) . Then, the work was repeated until all m loc and σ loc in the allowed region have been counted. This leads to the contours of V th , as depicted in Fig. 2(a) . These contours were obtained at a certain CDF as high as 90%, which lies in the upper tail and is determined from the reliability point of view [2] . We found that changing this specific CDF does not change the conclusion in this letter, as long as the changed CDF (that of V th(max) , for instance) is situated in the high V th region. Created contours are apparently parallel to each other. This makes the subsequent work easy.
III. EXPERIMENTAL APPLICATION AND DISCUSSION
Experimental V th statistical distributions of SiON gate stack FETs [5] , whose EOT is comparable to our TCAD structure, are quoted as shown in Fig. 2(b) . Experimental V th at CDF = 90% is labeled in Fig. 2(a) . Then, from the contour having the same experimental V th at that CDF, we extract paired m loc and σ loc , as highlighted (blue dots) in the same contour in Fig. 2(a) . We found that the calculated CDF with these extracted m loc and σ loc as input parameters can reasonably reproduce the experimental distribution in the high V th region, achieved without adjusting any parameters. Note that the calculated distribution does not appear to be a log-normal one [2] - [4] . A huge discrepancy appears in the low V th region. This can be attributed to the effect of the bulk trap, not the interface trap. We found, through extra TCAD simulation, that increasing the depth of the trap in oxide can move the headed distribution toward lower V th , as schematically displayed in Fig. 1(b) . Indeed, simulated lower limit ( V th ) (min) was found to be in close proximity of experimental one (0.11 mV). As a consequence of changing V th(min) to 0.11 mV, the reproduction quality is substantially improved over V th as shown in Fig. 2(b) , with the other parameters kept unchanged.
Next, we cite from the same team the experimental V th statistical distributions of HKMG FETs [6] . To make the application as practical as possible, we modified the TCAD structure by changing the gate stack parameters to those as follows: Thicknesses of high-k and interfacial layer (IL) = 2.71 and 0.677 nm and their dielectric constants = 22 and 3.9, respectively. Resulting EOT of 1.16 nm is reasonable compared to that of the citation [6] . Simulated critical m loc − σ loc curves are shown in Fig. 3(a) and 4(a) for two W/L ratios. Also shown are V th contours with the experimental values of V th at CDF = 90%. Paired m loc and σ loc extracted for W/L = 45 nm/25 nm differ from those of W/L = 90 nm/45 nm. Surprisingly, they can produce fairly good agreements, as in Fig. 3(b) and 4(b) .
These experimentally determined paired m loc and σ loc remain intact, regardless of gate length, gate width, or gate stack type. The only exception is the maximum gate area case (W/L = 90 nm/45 nm for HKMG stack). This can be reasonably explained. First, we found that paired m loc and σ loc extracted (not shown here) for other W/L in Ref. [5] are comparable with those demonstrated above. This means that the underlying percolation patterns resemble each other, due to the same manufacturing process used [5] . Second, HKMG paired m loc and σ loc for W/L = 45 nm/25 nm are close to those of SiON, indicating that the HKMG formation [6] did not affect the underlying percolation patterns too much. Finally, in the largest area condition (W/L = 90 nm/45 nm), the same paired m loc and σ loc will fall into the forbidden region and hence cannot be actually detected. The plausible origin is the effect of large gate size, which will make the critical m loc −σ loc curve go down and hence reduce the paired m loc and σ loc while narrowing the allowed region. As a consequence, paired m loc and σ loc situated on or close to the critical curve dominate, as clearly evidenced in Fig. 4(a) . In this situation, the percolation effect is significantly suppressed.
To fit bias and temperature instability (BTI) statistical V th data [12] as shown in Fig. 5 , we made use of the RTS amplitude model [13] , with some slight modifications:
where l( V th ) is the total probability distribution, m is the maximum number of traps per device, α N is the normalized coefficient associated with Poisson distribution, f N ( V th ) is the probability distribution of V th due to N traps, and P λ (N) is the Poisson distribution with the expectation value λ. Eq.(5) reduces to (3) for N = 1. Good fitting is straightforwardly achieved, as depicted in Fig. 5 for m = 7 and 10. The sum of P 5.2 (N) and P 4.6 (N) at 348 K for N = 1 to m is 84.4% and 99.2%, respectively. Evidently, the larger the m value, the better the practical application.
IV. CONCLUSION
Experimental application of the proposed graphic method has been demonstrated. Both the process induced percolation and the stress induced multiple traps have been witnessed. The absence of the conventional log-normal distribution has been demonstrated due to non-zero ( V th ) min . Therefore, the graphic method is a useful tool to analyze RTS and BTI statistical data and even predict their impacts on the next-generation devices.
